

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/671,745	09/29/2003	Kazuhiro Ishiguchi	50073-066	3737	
7590 02/05/2008 MCDERMOTT, WILL & EMERY			EXAMINER		
	600 13th Street, N.W.			DINH, DUC Q	
Washington, D	C 20005-3096		ART UNIT	PAPER NUMBER	
•			2629		
			MAIL DATE	DELIVERY MODE	
•			. 02/05/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

•	LA-R-Ma	T Annihometra				
	Application No.	Applicant(s)				
Office Action Summer	10/671,745	ISHIGUCHI, KAZUHIRO				
Office Action Summary	Examiner	Art Unit				
	DUC Q. DINH	2629				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DATE - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period variety reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATIO 36(a). In no event, however, may a reply be ti will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDON.	N. imely filed on this communication. ED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 14 Ja	anuary 2008.					
·—	This action is FINAL . 2b)⊠ This action is non-final.					
· — · · ·	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	.53 O.G. 213.				
Disposition of Claims						
4) ☐ Claim(s) 1-10 is/are pending in the application. 4a) Of the above claim(s) 6-10 is/are withdrawn 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-5 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o	n from consideration.					
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed onis/ are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	epted or b) objected to by the drawing(s) be held in abeyance. So tion is required if the drawing(s) is o	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Burea. * See the attached detailed Office action for a list	s have been received. s have been received in Applica rity documents have been received u (PCT Rule 17.2(a)).	ition No ved in this National Stage				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summal Paper No(s)/Mail 5) Notice of Informal 6) Other:					

Application/Control Number: 10/671,745

Art Unit: 2629

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-5 are rejected under 35 U.S.C. 102(e) as being anticipated by Nose et al (U.S Patent No. 6,819,311), hereinafter Nose.

In reference to claim 1, Nose discloses a liquid crystal display (Fig. 11) comprising: a liquid crystal panel (1) having a large number of picture elements arranged at intersections of plural selection lines (G1Gn) and data lines (D1-Dn);

a selection line signal output IC (11-14) for outputting a selection line signal (VG) to the selection lines (G) of said liquid crystal panel;

a signal line drive IC (20) or outputting an image write voltage (data) and a black write voltage (black) to the data line of said liquid crystal panel; (see Fig. 1) and

a reference voltage generator circuit (the display inherently have a voltage generating to generates the voltage VD for image DATA and BLACK voltage as shown in Fig. 1), which is arranged so as to generate a reference voltage (VD) including an image display voltage for outputting an image write voltage (DATA) and a black display voltage for outputting a black write voltage (BLACK), switches over the reference voltage either to said image display voltage

Art Unit: 2629

or to said black display voltage, and supplies said reference voltage to said signal line drive IC (see Figs. 1, 4, 6-9);

wherein switching said reference voltage is performed so that an image display period for supplying said image display voltage and a black display period for supplying the black display voltage are contained in one horizontal period, and the switching the reference voltage is synchronized with change in selection line signals (VGs) of lines in which an image of said selection line is written and lines in which black is written regardless of the data to be display, a voltage corresponding with a black display is applied to a signal line 3 in the black display selection period t2, and the contents of a liquid crystal 7 display a black screen, and consequently a so-called reset driving is conducted where a black display is conducted every scanning line, i.e. regardless of the data to be displayed. (see col. 8, lines 36-41).

In reference to claim 2, Nose discloses when said selection line signal output IC drives nG selection lines and a selection line clock period TH (VCLK Fig. 11) is used for driving said selection lines, a signal (OE), which makes the output of said selection line signal output IC valid when said reference voltage is switched to the image display voltage while making the output of said selection line signal output IC invalid when said reference voltage (VD) is switched to the black display voltage, is inputted to said election signal output IC during nGTH period from input of a start pulse (VST), and an inverted signal of said signal is inputted after the nGTH period (col. 14, lines 17-28).

In reference to claim 3, Nose discloses the reference voltage is switched from the black display voltage to the image display voltage at time T1 and switched from the image display

Application/Control Number: 10/671,745

Art Unit: 2629

voltage to the black display voltage at time T2, said selection line signal output IC outputs the selection line signals so that the lines of the selection lines selected at time (T2-T1)/2+T1 are changed to a non-selective state at a time later than (T2-T1)/2 and earlier than T2 (see Figs 1).

In reference to claim said reference 4, Nose discloses voltage is switched in a horizontal blanking period during which no image data is loaded in said signal line drive IC (col. 3, lines 40-45).

In reference to claim 5, Nose discloses wherein said reference voltage is switched during a period when image data are loaded in said signal line drive IC (col. 8, lines 17-24).

3. Claims 1-5 are rejected under 35 U.S.C. 102(e) as being anticipated by Kwon (U.S Patent No. 6,947,043)

In reference to claim 1, Kwon discloses a liquid crystal display (Fig. 2) comprising: a liquid crystal panel (400) having a large number of picture elements arranged at intersections of plural selection lines (G1Gn) and data lines (D1-Dm);

a selection line drive IC (300) output for outputting a selection line signal (VG) to the selection lines (G) of said liquid crystal panel;

a signal line drive IC (200) or outputting an image write voltage (data) and a black write voltage (black) to the data line of said liquid crystal panel; (see Fig. 1) and

a reference voltage generator circuit (the display inherently have a voltage generating to generates the voltage for normal image DATA and BLACK voltage as shown in Fig. 3), which is arranged so as to generate a reference voltage including an image display voltage for outputting an image write voltage (DATA) and a black display voltage for outputting a black write voltage

Art Unit: 2629

(BLACK), switches over (STV) the reference voltage either to said image display voltage or to said black display voltage, and supplies said reference voltage to said signal line drive IC (see Figs 2,3);

wherein switching (using STV signal) said reference voltage is performed so that an image display period for supplying said image display voltage and a black display period for supplying the black display voltage are contained in one horizontal period, and the switching the reference voltage is synchronized with change in selection line signals (VGs) of lines in which an image of said selection line is written and lines in which black is written regardless of the data to be display (see col. 4, lines 1-60).

In reference to claim 2, Kwon discloses when said selection line signal output IC drives nG selection lines and a selection line clock period STH is used for driving said selection lines, a signal (OE), which makes the output of said selection line signal output IC valid when said reference voltage is switched to the image display voltage while making the output of said selection line signal output IC invalid when said reference voltage is switched to the black display voltage, is inputted to said election signal output IC during nGTH period from input of a start pulse (VST), and an inverted signal of said signal is inputted after the nGTH period (col. 4, lines 1-35).

In reference to claim 3, Kwon discloses the reference voltage is switched from the black display voltage to the image display voltage at time T1 and switched from the image display voltage to the black display voltage at time T2, said selection line signal output IC outputs the selection line signals so that the lines of the selection lines selected at time (T2-T1)/2+T1 are

Art Unit: 2629

changed to a non-selective state at a time later than (T2-T1)/2 and earlier than T2 (see Figs 3; col. 4, lines 25-36).

In reference to claim said reference 4, Kwon discloses voltage is switched in a horizontal blanking period during which no image data is loaded in said signal line drive IC (col. 4, lines 46-48).

In reference to claim 5, Kwon discloses wherein said reference voltage is switched during a period when image data are loaded in said signal line drive IC (col.4, lines 31-36).

Response to Arguments

4. Applicant's arguments filed January 14, 2008 (see page 6-8 of the Remarks) have been fully considered but they are not persuasive. With respect with the argument "Nose does not discloses "the switching the reference voltage to be synchronized with change in selection line signals...regardless of data to be displayed". However as discussed above, Fig.1 shows black and data images are generated from VD reference voltages source and the reference voltage is synchronized with the change selection signal of linesand lines in black is written regardless of the data to be displayed, i.e VD voltage is switched between data and black as shown in Fig. 1 and col. 8, lines 35-41)

Furthermore, claims 1-5 are rejected as anticipated by newly discovered art of Kwon as discussed above.

Application/Control Number: 10/671,745 Page 7

Art Unit: 2629

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DUC Q. DINH whose telephone number is (571) 272-7686. The examiner can normally be reached on Mon-Fri from 8:00.AM-4:00.PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, RICHARD HJERPE can be reached on (571)272-7691. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

DUC Q DINH Primary Examiner Art Unit 2629

Ducdenh